Appln. No. 09/8:18,282 RCE dated Feb. 22, 2005 Reply to Advisory Action of Feb. 18, 2004 Docket No. 6165-186

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the instant application:

Listing of Claims:

1. (Currently Amended) A speech processing board comprising:

multiple processor modules, each said processor module having an associated local memory, each said processor module hosting at least one instance of a speech application task;

a storage system for storing speech task data, said storage system comprising a language model cache mapped to a common address and uniformly accessible by each said processor module, and said speech task data comprising language models and finite state grammars;

a local communications bus communicatively linking each said processor module through which each said processor module can exchange speech task data with said storage system; and,

a communications bridge to a host system, said communications bridge providing an interface to said local communications bus through which data can be exchanged between said processor modules and said host system, wherein a portion of local memory for each of the multiple processor modules is allocated as a local language module cache for locally storing data extracted from the language model cache, wherein each of the multiple processor modules is configured to selectively utilize the local language cache to minimize traffic between the multiple processor modules and the language model cache when executing loaded speech allocation tasks.

2. (Original) The speech processing board of claim 1, wherein each said processor module comprises:

Appln. No. 09/898,282 RCE dated Feb. 12, 2005 Reply to Advisory Action of Feb. 18, 2004 Docket No. 6165-186

a central processing unit (CPU) core having at least one memory cache which can be accessed by said CPU core;

a processor bridge communicatively linking said CPU core to said local communications bus; and,

a memory controller through which said CPU core can access said local memory, said memory controller linked to said CPU core through a processor local bus.

- 3. (Original) The speech processing board of claim 2, further comprising a language model cache disposed in said local memory.
- 4. (Original) The speech processing board of claim 2, further comprising a finite state grammar table disposed in said local memory.
- 5. (Previously Presented) The speech processing board of claim 1, wherein said storage system comprises:
- a fixed storage device accessible by said processor modules through said communications bridge, wherein said fixed storage device stores active language models and finite state grammars used by said speech application tasks hosted by said processor modules;

a boot memory storing initialization code, said boot memory communicatively linked to said processor modules through said communications bridge, each said processor module accessing said boot memory during an initial power-on sequence; and

wherein said language model cache stores at least one image of a language model, and wherein each said processor module accesses said language model cache through said communications bridge.

Appln. No. 09/8/18,282 RCE dated Feb. 22, 2005 Reply to Advisory Action of Feb. 18, 2004 Docket No. 6165-186

- 6. (Original) The speech processing board of claim 1, wherein said local communications bus is a PCI bus.
- 7. (Original) The speech processing board of claim 6, wherein said PCI bus is a 64-bit, 133MHz PCI bus.
- 8. (Original) The speech processing board of claim 6, wherein said PCI bus is a 64-bit, 66MHz PCI bus.
- 9. (Original) The speech processing board of claim 1, wherein said communications bridge comprises a PCI-to-PCI bridge having a PCI interface to said host system and an interface to an H.1x0 bus.
- 10. (Original) The speech processing board of claim 9, wherein said communications bridge further comprises a processing element for managing message communications between the speech processing board and said host system according to a messaging protocol provided by said host system.
- 11. (Original) The speech processing board of claim 1, wherein said communications bridge is implemented in a field programmable gate array (FPGA).
- 12. (Original) The speech processing board of claim 1, further comprising a serial audio channel communicatively linking said processor modules to said communications bridge, said serial audio channel providing a medium upon which audio data can be exchanged between individual processor modules and said communications bridge.

Appln. No. 09/898,282 RCE dated Feb. :22, 2005 Reply to Advisory Action of Feb. 18, 2004 Docket No. 6169-186

- 13. (Original) The speech processing board of claim 12, further comprising an audio stream processor coupled to said communications bridge, said audio stream processor configured to extract audio information received in said communications bridge, store said extracted audio information and distribute said audio information over said serial audio channel to selected ones of said processor modules based on hosted instances of speech applications in each said processor module.
- 14. (Original) The speech processing board of claim 12, further comprising an ethernet switch coupled to said communications bridge, said ethernet switch configured to transmit and receive packetized audio information to and from an external network.
- 15. (Original) The speech processing board of claim 1, wherein said host system is a CT media services system.
- 16. (Original) The speech processing board of claim 1, wherein said host system is a voice over IF (VoIP) gateway/endpoint.
- 17. (Currently Amended) A speech processing board comprising:
 multiple processor modules in the speech processing board, each said processor
 having an associated local memory:
- a PCI-tc-PCI bridge interfacing said local PCI interface to a host CT system, said bridge comprising interfaces to an H.1x0 bus and a PCI bus;
- a local PCI interface linking each said processor module to said PCI-to-PCI bridge;
- a fixed storage communicatively linked to said PCI-to-PCI bridge and accessible by said processor modules through a drive controller;

Appln. No. 09/898,282 RCE dated Feb. 22, 2005 Reply to Advisory Action of Feb. 18, 2004 Docket No. 6165-186

a language model cache communicatively linked to said bridge and uniformly accessible by each said processor module at a common address; and,

a boot memory communicatively linked to said bridge, said boot memory storing initialization code, wherein a portion of local memory for each of the multiple processor modules is allocated as a local language module cache for locally storing data extracted from the language model cache, wherein each of the multiple processor modules is configured to selectively utilize the local language cache to minimize traffic between the multiple processor modules and the language model cache when executing loaded speech allocation tasks.

18. (Currently Amended) A high-volume speech processing method comprising the steps of:

loading and executing a plurality of speech application tasks in a local memory of selected ones of multiple processor modules in a speech processing board;

loading in a <u>language model cache</u> storage separate from said multiple processor modules selected language models for use by said speech application tasks, said selected language models uniformly accessed by each said processor at a common address;

receiving audio data over an audio channel and distributing said audio data to particular ones of said processor modules, wherein said distribution of said audio data to particular ones of said processor modules is determined based upon a speech application tasks executing in said particular ones of said processor modules;

processing said received audio data in said particular ones of said processor modules using said language models selected for use by said speech application tasks; and,

caching in said selected ones of said multiple processor modules portions of said selected language models used by said speech application tasks, wherein the multiple processor modules selectively utilize the portions of the selected language models stored

Appln. No. 09/898,282 RCE dated Feb. 22, 2005 Reply to Advisory Action of Feb. 18, 2004 Docket No. 6165-186

in local mentory of the associated multiple processor to minimize traffic between the multiple processor modules and the language model cache when executing loaded speech allocation tasks.

19. (Original) The speech processing method of claim 18, further comprising the steps of:

collecting speech task results from said selected ones of said multiple processor modules; and,

forwarding said collected speech task results to a host computer telephony (CT) system over a host communications bus.

20. (Currently Amended) A machine readable storage having stored thereon a computer program for processing speech, said computer program having a plurality of code sections executable by a machine for causing the machine to perform the steps of:

loading and executing a plurality of speech application tasks in a local memory of selected ones of multiple processor modules in a speech processing board;

loading in a <u>language model cache</u> storage separate from said multiple processor modules selected language models for use by said speech application tasks, said selected language models uniformly accessed by each said processor at a common address;

receiving audio data over an audio channel and distributing said audio data to particular ones of said processor modules, wherein said distribution of said audio data to particular ones of said processor modules is determined based upon a speech application tasks executing in said particular ones of said processor modules;

processing said received audio data in said particular ones of said processor modules using said language models selected for use by said speech application tasks; and,

Appln. No. 09/8:18,282 RCE dated Feb. 22, 2005 Reply to Advisory Action of Feb. 18, 2004 Docket No. 6165-186

caching in said selected ones of said multiple processor modules portions of said selected language models used by said speech application tasks, wherein the multiple processor modules selectively utilize the portions of the selected language models stored in local memory of the associated multiple processor to minimize traffic between the multiple processor modules and the language model cache when executing loaded speech allocation tasks.

21. (Original) The machine readable storage of claim 20, further comprising the steps of:

collecting speech task results from said selected ones of said multiple processor modules; and,

forwarding said collected speech task results to a host computer telephony (CT) system over a host communications bus.